### **OpenATE PE32H**

\* Interface 3U PXI (V) USB ( ---- ) \* 32 input / output channels, dynamically configurable

- \* 66 MHz data rate
- \* -1V ~ +7V VOH VOL VIH VIL per channel
- \* 4 PMU per board
- \* 32 M of on-board vector memory per channel
- \* Supports 4 Timing Sets & 4 Format Sets change on the fly
- \* Dynamic controlled sequencer uses micro-instructions including Match, Repeat
- \* 32M fail log / Capture
- \* Quad Sites Pattern Mode
- \* 200MHz 32bit frequency counter TMU
- \* 4 Serial port function support 52MHz MIPI2.0 RFFE
- \* Switchable reference clock 200/208MHz
- \* API & Pattern Editor

#### Description

The PE32H represents a new level of performance and capabilities for PXI-based digital instrumentation. Based on the proven architecture of the PE32, the PE32H offers high performance pin electronics and an enhanced timing generator in a compact, 3U PXI form factor. Each card can function as a stand-alone digital subsystem or if required, multiple cards can be interconnected, supporting up to 256 bi-directional pins (8 boards). The PE32H also supports deep pattern memory by offering 32M of on-board vector memory with dynamic per pin direction control and with test rates up to 66 MHz. With new 32M log memory, PE32H can capture 32 channels data or fail log.

#### On-Board Memory

The PE32H offers 32 M of vector memory per channel. Programmable pattern cycle times up to  $2^{32}$  or infinite. There are pattern symbols including 0, 1, L, H, X, Z, J,

#### Software

The PE32H is supplied with API and Pattern Editor. Pattern Editor is a software tool that edits test patterns. 3U PXI



v58

#### **Features**

The PE32H supports -1 ~ +7 VOH VOL VIH VIL per channel and 4 PMU per board. The PE32H offers 4 timing sets, 2 driver TG Edges, 1 strobe TG Edges. 4 Format sets, change on the fly, and four drive data formats are supported: RTZ (Return To Zero), RTO (Return To One), NRZ (Non Return To Zero), SBC (Surround By Complement) which can providing flexibility to create a variety of bus cycles and waveforms to test board and box level products. One 200MHz 32bit counter for frequency measurement. Quad sites mode can run 32 ch pattern as 4 site 8 ch pattern.

#### Compatibility

All OpenATE Interfaces PXI cards comply with the PXI Specification 2.0 (issued Aug. 2000)

#### Application

- Automatic Test Equipment(ATE)
- Consumer Digital Functional Test
- **Digital Pattern Generation**
- Hybrid and Digital IC Testing

# **OpenATE PE32H**

### **Specifications**

Pin Electronics	
I/O Channels	32, per board resource
Test rate	66MHz
Input Level (Vih/ Vil)	-1V ~ +7V per channel
Output Level (Voh/Vol)	-1V ~ +7V per channel
Output Impedance	50 Ohm
• Timing	
Period Resolution	4.808nS
Pin TG Edge Resolution	4.808nS
Driver Skew Resolution	500pS
Minimum Pulse Width	10nS
Timing Sets	4, Change on the fly
Driver TG Edges	2, per pin resource
Strobe TG Edges	2, per pin resource
Formatter	
	4, Change on the fly
	RTZ, Return To Zero
Format Sets	RTO, Return To One
	NRZ, Non Return To Zero
	SBC, Surround By Complement
• PMU	
Number of PMU	4
PMU Accuracy	MI: ±20nA±0.5%FS V: 30mV
Number of IRange x 8	I1: ±2uA / I2: ±8uA
	I3: ±32uA / I4: ±128uA
	I5: ±512uA / I6: ±2mA
	I7: ±8mA / I8: ±32mA
Number of VRange x 1	E1: -1V ~ +7V
Logic Sequencer	
Micro-Instructions	MATCH; REPEAT;
Pattern Symbols	0, 1, L, H, X, Z, J, Q
LMSYNC to PXI Trigger Bus	For Sync with other Instruments
Ignore Fail By LM Address	YES
Vector Memory	32M (length) × 32 (channels)
Log Memory	32M for failure log / Capture
Programmable pattern cycle times	2 <sup>32</sup> or infinite
• Trigger	PXI_TRIG Bus : 8

## **OpenATE PE32H**

Physical Properties	
Bus Interface	PXI
Dimensions	3U
Power Requirements	3.3V@3A, 5V@3A 12V@0.5A
System Clock	200MHz
Bus & Signals	8 PXI Trigger bus lines for parallel test
Environmental	
Operating Temperature	0 ~ 50°C
Storage Temperature	-20°C ~ 70°C
Software	PXI : API & Pattern Editor USB: supplied with API Windows 10 only
Maximum boards in one system	16
One PMU is responsible to 8 I/O channels	
PXI Compliance	All OpenATE Interfaces PXI cards comply with the PXI Specification 2.0 (issued Aug, 2000)